We present results on mid-gap metal gated MOSFETs using CoSi 2 & W with Si oxide & oxynitride gate dielectrics. For CoSi 2 gates, we demonstrate a simple integration scheme using silicidation of the polysilicon (poly) gate with low nFET Tinv~1.7nm. For the W gate stack, we use a replacement gate process resulting in a pFET Tinv~1.8 nm. W pFET mobility is comparable to poly, while nFET peak mobility is degraded.
demonstrating complete silicidation of the poly gate with no apparent Co and oxynitride interactions. Fig. 2 shows the nFET inversion capacitance for poly gated and CoSi 2 gated devices with the same gate dielectric showing elimination of 0.5 nm poly depletion. The Tinv for CoSi 2 gated device is ~1.7 nm, better than previously reported data with NiSi [2] . CoSi 2 and poly gated device transconductance measurements are shown in Fig. 3 revealing a Gm increase of 30% for CoSi 2 which correlates well with the lower Tinv for the silicide. Fig. 4 is the sub-threshold characteristics of n and pFETs with CoSi 2 and poly gates, with a sub-threshold slope of ~85 mV/decade indicating low interface state densities. Fig. 5 shows the superior time to breakdown characteristics of CoSi 2 devices when compared to poly devices for a given stress voltage and lower Tinv. This indicates that cobalt is not reacting with or penetrating the oxynitride dielectric. The CoSi 2 gate breakdown is 250 mV lower than comparable poly gated devices with 0.5 nm higher Tinv. Tungsten Gate: Fig. 1b shows a cross-sectional TEM image of a replacement gate device with a W/2 nm oxide gate stack that exhibits smooth interfaces. Inversion C-V curves (Fig. 6) show a tight distribution for devices measured across the wafer (pFET Tinv~2.0 nm). Fig. 7 displays Id vs. Vg for W/oxide devices with sub-threshold slopes of ~85 mV/decade obtained for different channel lengths, ranging from 0.1 to 10 µm, demonstrating good functionality of these short-channel replacement gates. Lowest Tinv of ~1.8nm was obtained on W/oxynitride devices ( Fig. 9 ). Differences in Vts are observed for oxide and oxynitride dielectrics with W gates (Figs. 6-9) and can be attributed to the introduction of positive charge from nitrogen in the oxynitride and/or effect of PMA's. Ig vs. Tinv ( Fig. 10 ) measured at 1.2 V, for W and poly gated oxynitride devices indicate lower Ig for W for the same Tinv. The leakage reduction corresponds to a 0.2 nm Tinv gain compared with the same poly gated oxynitride thickness. While pFET mobility is comparable for W & poly gated devices (Fig. 11) , a degradation is observed in the peak nFET mobility of W gated devices (Fig. 12) . This trend remains true independent of dielectric used, with peak nFET mobility degradation more pronounced for oxynitride. It is however, interesting to note that at higher inversion charge densities (corresponding to higher effective fields), the nFET mobility is comparable for W & poly We have demonstrated metal gated conventional dielectric MOSFETs using a standard silicidation process for gate CoSi 2 formation and a replacement gate process for W. We report on the lowest metal gated /oxynitride Tinv of 1.7 nm (with CoSi 2 ) and 1.8 nm (with W). W gated devices show pFET mobilities comparable to Poly, while nFET mobilities are degraded at the peak but comparable with poly at high fields.
Conclusions
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